The aim of this work is to present a two-dimensional analysis for different gate stack dielectric structured n-MOSFETs with carrier quantization effects. The model is developed using Green's function for solving Poisson's equation, without implying the extensive effort required for a fully self-consistent solution of the Schrödinger and Poisson equations. Explicit results for potential distribution, threshold voltage and drain current, with different structural and bias parameters, have been presented, typical in the operation of modern devices. The model includes short channel, drain bias, and junction curvature effects. Based on extensive simulation and developed formulation, it is found that the conventional concept of a scaled transformation method for gate stack structures to replace silicon-dioxide (SiO 2 ) dielectric thickness with a thicker high dielectric does not predict the same characteristics. It has also been shown that using double-layer gate stack structures with low-k dielectric as the spacer material can well confine the electric fields within the channel, thereby enhancing gate controllability on the channel charge. Comparison of the results thus obtained is done with simulated results to justify the analysis.
Introduction
Throughout the history of integrated circuit design a general scaling methodology has been applied, and has facilitated rapid and orderly transition from one technology generation to the next. This scaling methodology relies heavily on the use of successively thinner gate dielectrics ( 3 nm) and higher levels of channel doping ( 5 × 10 17 cm −3 ) as feature sizes decrease in order to simultaneously achieve the desired turn-off and drive current capabilities [1, 2] . A significant consequence of aggressively down scaling the gate dielectric (silicon-dioxide, SiO 2 ) in metal-oxide-semiconductor (MOS) transistor results in direct tunnelling of carriers between the gate electrode and silicon (Si) substrate [3, 4] , and thus the gate and channel regions are no longer isolated from each other. This large direct tunnelling current increases power consumption and degrades device performance making SiO 2 gate dielectric an undesirable material in this thickness regime [4] . Therefore, there has been much interest in finding a high-permittivity (high-k) gate insulator with greater physical thicknesses (a factor of k high-k /k SiO2 ) to prevent direct gate tunnelling. But, the use of high-k gate material may result in dielectric thicknesses comparable to the device gate length, resulting in increased fringing fields from the gate to the source/drain regions and compromised short channel performance. Also, it is known that high-k-Si material systems might suffer from unacceptable levels of bulk fixed charge, high density of interface trap states and low silicon interface carrier mobility [5] . Thus, an extremely thin interfacial oxide is used to passivate the interface and minimize interface states when high-k gate materials are deposited. Also, using the low-k gate dielectric, one can well confine the electric fields within the channel region thereby significantly reducing the fringing fields from gate-to-source/drain regions. Hence, the use of multiple material layers (gate stack architecture) is a good approach to the gate dielectric for scaled MOSFETs with gate lengths less than 100 nm.
Additionally, the combination of thinner gate dielectrics and higher levels of channel doping in MOS transistor results in very large transverse electric fields at the SiO 2 /Si interface, so that carrier motion normal to SiO 2 /Si interface can be represented as that involving a two-dimensional electron gas (2DEG) or charge sheet [6] [7] [8] . As a consequence, quantization effects begin to impact device characteristics such as an increase in device threshold voltage [9, 10] , decreased slope of inversion charge density versus gate voltage and thus resulting in decreased gate capacitance [11, 12] , as well as reduced drain current [10] . Accurate modelling of the quantum mechanical charge distribution in metaloxide-semiconductor-field-effect-transistor (MOSFETs) has received considerable attention, resulting in approximate analytical models [9] [10] [11] for the threshold voltage shift and one-and two-dimensional simulators including quantum effects [12] [13] [14] . But, analytical 2D study of MOSFETs with carrier quantization effect for different gate dielectrics and their combinations is a formidable problem not yet solved. In these cases, to obtain reliable estimates of quantities, such as potential distribution, electric field and threshold voltage, the adoption of effective oxide thickness formulation (we will call it conventional effective oxide thickness, CEOT (CEOT = k SiO2 k high-k · t high-k throughout the paper) is not enough, and a 2D analysis is required as the channel length is reduced. In this context, an analysis comprising of 2D effects together with the effect due to different dielectric configurations and quantized carrier density has been carried out in this work. The framework comprises solving 2D Poisson's equation, while Schrödinger's equation is decoupled using triangular potential well (TPW) approximation, to obtain potential distribution formulation with the above said effects. Using this potential distribution formulation, the sub-threshold current performance and, thus, the threshold voltage of the device is evaluated. Further, the above-threshold drain current is calculated using square root approximation by utilizing threshold voltage as a parameter to estimate inversion charge density and simplifying the analysis.
The Green theorem [15] is applied to solve Poisson's equation for a given set of boundary conditions listed in table 1 and the Green function [16] approach is used to determine the potential distribution of the devices shown in figure 1 . The developed formulation includes the effect of variation of structural parameters such as channel length, dielectric constant, dielectric thickness, doping density, junction depth and bias parameters such as gate bias and drain bias. Figure 1 shows the cross-sectional view of an n-channel MOSFET together with the different gate dielectric configurations studied in the work: (i) device i: using conventional SiO 2 as the gate dielectric; (ii) device ii: using high-k as the gate dielectric with the same physical thickness as device (i); (iii) device iii: using a two-layer stacked-gate dielectric configuration of high-k and SiO 2 (high-k-SiO 2 -Si) with the same physical thickness as device (i); (iv) device iv: using a two-layer stack-gate dielectric configuration of SiO 2 and high-k (SiO 2 -high-k-Si) with the same physical thickness as device (i); (v) device v: using a two-layer stack-gate dielectric of high-k and SiO 2 (high-k-SiO 2 -Si) with CEOT equal to the SiO 2 thickness of device (i); (vi) device vi: using a two-layer stack-gate dielectric of SiO 2 and high-k (SiO 2 -high-k-Si) with CEOT equal to the SiO 2 thickness of device (i). The figure also shows rounded source/drain ohmic contacts and the formulation incorporates the rounded source/drain contact effect, i.e., junction curvature effect. The effect of halo-and pocket-type junction contacts can also be seen on the characteristics by suitably altering the boundary conditions. The device under consideration has been divided into three regions: region I (gate dielectric), region II (sandwiched dielectric or spacer layer) and region III (silicon substrate). The Poisson equation for the same is given as
Modelling and discussion

Poisson's equation and quantum effects
where t k1 (t k2 ) is the physical thickness of gate dielectric with dielectric permittivity k 1 (k 2 ). k Si is the dielectric permittivity of silicon substrate (region III), k SiO2 is the dielectric permittivity of SiO 2 (k = 3.9) and
j , where y j is the junction depth and Y dd is the drain-end depletion width. ρ(x, y) is the 2D space-charge density distribution in the silicon substrate given as
Since Y inv , the inversion layer thickness, is very small in magnitude, thus n inv (inversion carrier concentration) is assumed to be equal to N inv /Y inv . N A is the substrate doping density, L is the channel length and Y d0 is the one-dimensional depletion width. The N inv , inversion space-charge density, is calculated [11] by solving Schrödinger's equation under triangular potential well (TPW) approximation [7] . The TPW approximation is a fair approach as the quantized carrier well is steep enough due to the narrow inversion layer width because of the high doping density, and is often used because it yields a simple and analytic solution of Schrödinger's equation. The inversion space-charge density N inv , depletion width Y d0 , and inversion layer width Y inv are expressed as
where Region I is the average separation of carriers in the ith valley and jth subband.
Potential distribution modelling
To solve the 2D Poisson equation for the n-MOSFET with quantized carrier density, Green's function approach is employed. Green's theorem is applied to estimate the potential solution over the 2D space (along the device length and device Table 2 . The Green function solution for different regions.
Region I
depth). The potential solution is given as
where G(x, y; x , y ) is Green's function solution satisfying
and is given in table 2 for different regions, n is the outward normal direction on the boundary surface and ρ(x , y ) contributes the space-charge density with carrier quantization effects.
The ease of this solution lies in the fact that it depends upon the boundary conditions chosen and the space-charge density in the region. The solution itself includes short channel effects and the drain-induced barrier lowering (DIBL) effect, and in comparison with a simulation technique shows that our analysis solves fewer equations and in particular has the freedom of variable change when the calculation of a value over a position is required, rather than solving the whole device system.
The reduced formulation of 2D potential distribution in each region is obtained by substituting boundary conditions and Green's function (for given boundary conditions) listed in tables 1 and 2, respectively, in (7), and is expressed as
where I (x, y) and II (x, y) are the potential distributions in region I and region II, respectively, and
where III (x, y) = Si (x, y) is the potential solution for the region of concern, i.e., silicon substrate. Y sd /Y dd is the source/drain-end depletion width; c i n c 
Here, V bi is the built-in voltage, 
The expressions for H m (y, c m ) and H n y, c III n equals to
H m (y, c m )
D
Si m refers to the unknown boundary condition Fourier coefficient at y = 0, i.e., at the spacer dielectric/Si interface, and is evaluated by solving the linear two independent variable equations obtained when the potential equation of region I is equated to region II at y = −t k2 and the potential equation of region II is equated to region III at y = 0 and can be obtained using the following set of equations:
Thus, the complete potential solution for silicon substrate Si (x, y) is given by employing D Si m and other potential Fourier coefficients (11a)-(11h) in (10) .
Surface channel potential variation with normalized channel distance (x/L) has been plotted in figure 2 for the different gate dielectric combinations explained in figure 1 . While comparing curves of devices (i) and (ii) in figure 2(a) , it is seen that with the increase in gate dielectric constant, a drastic increase in the overall channel potential occurs. This is due to the fact that an increase in dielectric constant increases the capacitance of the gate dielectric for the same physical thickness. This increased capacitance increases the electric field acting at the dielectric/Si interface and thus depletes more charges in the silicon substrate, thereby increasing the surface channel potential. On analysing the curves of devices (iii) and (iv), it is observed that the arrangement of the gate stack structure influences the difference in the scheme of curves. This is because of the different behaviour of electric field lines while switching from one medium to another. Thus, the effective field lines acting on silicon substrate are not the same in devices (iii) and (iv). Conventionally, the characteristic curves of devices (i), (v) and (vi) should superimpose on each other ( figure 2(b) ), because devices (v) and (vi) are meant to replace device (i) in such a way as to have the same equivalent oxide thickness to exhibit the same device characteristics as using the SiO 2 dielectric, but replacing the SiO 2 dielectric thickness with a thicker physical thickness that suppresses the tunnelling effect. However, the scheme of curves differs, thus proving the incorrectness of 
CEOT structures (devices (v) and (vi)) as replica to device (i).
The figure also shows a significant overestimation of surface channel potential for device (vi). This is due to diverging electric field lines in the upper dielectric and leads to enhanced short channel performance.
Transfer characteristics and threshold voltage modelling
Sub-threshold current.
Conventionally in the subthreshold regime, the surface potential distribution exhibits flat-band bending over a certain range along the channel, but as we switch to small device dimensions, the potential curve deviates from this behaviour. Thus, we have chosen the minimum surface potential as the parameter to evaluate drain current performance. The current in this region is primarily driven by the diffusion component of current [17] and is given as where µ n is the doping-dependent low-field mobility, V t is the thermal voltage, n i is the intrinsic carrier concentration, W is the channel width and the minimum surface potential φ s min = Si (x min , 0) is evaluated by setting the derivative of Si (x, y)| y=0 along the x-direction equal to zero to obtain the point of minima, i.e., x = x min .
Threshold voltage.
The threshold voltage (V th ) of the device is one of the most important parameters for circuit, device and process characterization, particularly for modern devices with very small geometry and relatively low supply voltages. To maintain optimum device performance, the threshold voltage of the device is required to be studied and monitored continuously. The need for a low threshold voltage device arises to save large power dissipation and to lower the supply voltage while switching to high-density packing. A careful investigation of the influence of space quantization effects (due to high doping density) on the magnitude of the threshold voltage is thus mandatory. To accomplish this task, we carry out a systematic study of the V th due to space quantization effects in the channel region.
In this work, V th modelling is based on the solution of two-dimensional Poisson's equation, with quantized carrier density incorporated in space-charge density. In our analysis, diffusion current equation (16) using the current criterion I ds = I th = 10
A is used to extract the threshold voltage of the device, which in turn relates to an extrinsic measurable quantity from experimental overview.
The variation of threshold voltage with channel length for devices (i) and (ii) with different dielectrics is shown in figure 3 . The modelled results are found to be in good agreement with simulated results [18] . The scaling down of channel length shows roll-off in the threshold voltage values. This roll-off trend proves the incorporation of the short channel effect, introduced at small device dimensions. This can be explained as follows: when channel length decreases, the effective area to be depleted reduces, and this reduced area is depleted at a lower gate voltage or a lower value of the threshold voltage is realized. With an increase in the dielectric constant of the gate dielectric at a constant physical thickness for a given channel length, a rapid decrease in threshold voltage can be seen. This is due to the fact that an increase in dielectric constant increases the dipole action, which influences rapid depletion of charges and thus early onset of inversion of carriers occurs. This early inversion can be realized as a decrease in the applied gate voltage to obtain a given depletion and thus decreasing the device threshold voltage. Further, it can also be noted from the curves that as the channel length reduces towards shorter dimensions the roll-off in the curves of the threshold voltage is much faster. This occurs since the source/drain-end depletion regions extending over the channel deplete the whole channel prior to the application of the gate voltage. Thus, the threshold voltage achieved does not contribute much to device depletion and will merely act as the gate voltage required for the inversion of carriers. The threshold voltage variation for device (iii) with channel length, and the error in threshold value in devices (iii) and (iv) with channel length, are plotted in figure 4 and its inset, respectively. The modelled results are in good agreement with simulated results [18] . On comparing figure 3 (for devices (i) and (ii)) and figure 4 (for devices (iii) and (iv)), it can be inferred that the threshold voltage of devices (iii) and (iv) lies in between the threshold values of devices (i) and (ii). This is because the gate stack structure of devices (iii) and (iv) is a combination structure of the dielectric constants of devices (i) and (ii); and thus we have equivalent oxide thickness (of devices (iii) and (iv)) in between their equivalent oxide thicknesses (of devices (i) and (ii)). By analysing the inset of figure 4 , it is seen that the error in threshold value decreases with an increase in channel length and fairly qualifies to be equivalent of each other, but at small device dimensions, threshold roll-off and error in threshold voltage rises. Thus, the difference becomes more significant below 100 nm channel length and shows the incompetence of approximating both devices (devices (iii) and (iv)) to behave identically.
The contour plot of threshold voltage for devices (iii) and (iv) is presented in figure 5 , keeping the SiO 2 layer thickness constant equal to 1.5 nm. Previous studies suggest that devices (iii) and (iv) should predict the similar threshold voltage characteristics by a conventional transformation ratio concept and would not be affected by positioning of the dielectric layer. But, it can be seen from the figure that the difference in the threshold voltage value increases, as we transit to high dielectric for the same dielectric thickness. The threshold value for device (iv) is greater compared to device (iii); when the high-k layer is kept in contact with the silicon substrate, the field lines diverge more (field lines diverge when entering from a denser to a rarer medium) and the gate loses its control over the channel. Thus, effective field acting is less compared to device (iii) and therefore leads to a rise in threshold voltage values. Whereas, when the SiO 2 layer is in contact with the substrate, the control of field lines is more focused on the channel. Thus, it is advised to use a low-k gate dielectric (SiO 2 ) as the spacer layer, to confine the electric fields within the channel region. The plot also shows that for the same dielectric structure the reduction in high-k dielectric thickness reduces the threshold voltage of the devices. This happens because reduction in dielectric thickness decreases the effective thickness of the device, thus increasing the capacity of the dielectric to induce charges for early onset of inversion. Figure 6 shows the variation of error in threshold voltage with channel length for devices (v) and (vi) with reference to device (i). The error in the threshold voltage value is found to be more in the case of device (vi) and is more pronounced at small channel lengths. Thus, it can be concluded that the concept of CEOT is not accurate to predict the characteristics of device (i) by replicating it with device (v) or device (vi). But, it can also be analysed that the choice of gate stack structure to meet the demand of reducing the tunnelling current can be achieved by choosing device (v), as the error encountered in the curves is less than 0.5%. It should be recalled that the dominance of the silicon MOSFET over competing technologies has largely been attributed to the high quality of thermally grown SiO 2 and the resulting interfaces. The other substrate materials provide higher intrinsic carrier mobilities or concentrations, yet none can match the electrical performance of the SiO 2 /Si interface. Thus, SiO 2 as a spacer layer proves to be a good choice over a high-k spacer due to the occurrence of less error in device characteristics (device (v)). It exhibits good compatibility with the silicon substrate and can also be formed easily by the oxidation of the silicon substrate, thereby reducing the fabrication steps and cost.
ON-state current.
The linear region drain current [17] is given by
where E x is the horizontal electric field along the channel length, v sat is the carrier velocity and Q inv is the inversion charge density given by
is the gate dielectric capacitance per unit area and λ = (1 + f L · δ) is the short channel coefficient; where
is the charge sharing factor and δ = (18) into (17) and integrating w.r.t. x from 0 to L, we get
To evaluate the saturation drain current, the saturation drainsource voltage (V dsat ) is evaluated using
And thus the same drain current equation (19) is extended to evaluate the saturation drain current by replacing V ds with V dsat . In the saturation regime, a prominent effect known as channel length modulation (CLM) is seen and can be realized as shortening of the effective channel length from L to L − L CLM , where .
Thus, drain current in the saturation region is expressed by replacing L by L −L CLM and V ds by V dsat in (19) to get
Drain current variation with gate voltage for different dielectric combination MOSFETs demonstrated in figure 1 is shown in figure 7 . The modelled results match fairly well with simulated results [18] . The results are shown for two channel lengths in figure 7 (a) to show the response of drain current with a change in channel length. It can be observed that a decrease in channel length increases the current for the same set of parameters; this is because, as the channel length is reduced, the carrier path is reduced and more carrier flow will occur for the same terminal voltages. The reduction in channel length also leads to an increase in inversion carrier . population and more carriers will be influenced by the applied drain voltage. The rise in dielectric constant enhances the drain current performance as an increase in dielectric constant decreases the threshold voltage and thus increases the inversion carrier concentration at the same gate voltage. This increased carrier density flow is accounted for as an increase in the drain current flow of the device. In figure 7(b) , comparison of the characteristics of devices (iii) and (iv) shows an improvement in the drain characteristics of device (iii). This can be explained from figure 4, in which the device (iii) threshold voltage is found to be less compared to device (iv) for the same dielectric thicknesses and constants. The high current performance of device (iii) configuration proves to be a merit over device (i) and by suitably altering the high-k dielectric thickness of device (iii) the requirement of reducing the gate tunnelling transport phenomena together with a high drive current can be achieved. The CEOT gate stack MOSFET structure (devices (v) and (vi)) error response with reference to device (i) in the drain current can be seen from figure 8. Figure 8(a) shows sub-threshold error performance, while figure 8(b) shows above-threshold error performance with gate voltage. While analysing the curves of figure 8(a) , it is found that the device (vi) results are more unreliable to estimate device (i) characteristics, i.e., threshold voltage, drain current, etc, as an error of ∼5% to 18% is seen for L = 100 nm and 50 nm, respectively (more errors occur on switching to shorter dimensions). In figure 8(b) , the same trend of getting more error in device (vi) can be realized. And again it can be inferred that the device (v) realization is more promising as compared to device (vi), to substitute device (i). To conclude, both devices (v) and (vi) do not hold the concept of EOT and an updation in the analysis is required to achieve the same device characteristics accurately.
Equivalent oxide thickness (EOT)
The concept of equivalent oxide thickness is to provide a suitable alternative gate dielectric or gate stack dielectric structure having similar characteristics as when using SiO 2 gate dielectric, but having greater physical thickness so as to limit tunnelling transport in sub-100 nm MOSFETs. The conventional equivalent oxide thickness (CEOT) formulation was predicting good results at large channel lengths. However, as the channel length is reduced, field lines behave distinctly as per the dielectric gate stack arrangement and the perturbation of electric field lines by the lateral field in the dielectric layer as well as in the depletion region extends over the entire length of the channel [19] , thereby weakening the gate controllability over the device. Therefore, the transformation method using the scaled k high−k /k SiO2 becomes less accurate. And, thus, the need of modifying the analysis or modelling of EOT arises. The correct EOT can be deduced using a 2D treatment, as in our case using (10) , (15) and (16) the correct physical thickness of different dielectric layers of the gate stack structure needed to achieve the same device characteristics can be estimated. Figure 9 shows a contour plot for upper dielectric thickness at various upper gate dielectrics, for 50 nm and 100 nm channel lengths. The plot aims at predicting the thickness of the upper dielectric layer required for designing gate stack devices with given threshold voltages. Comparison at different channel lengths shows that, to achieve the same threshold voltage at the same dielectric constant, reduced dielectric thickness of the upper dielectric layer is required in a 100 nm device. This can be explained as follows: reduced dielectric thickness increases the capacity of the gate stack structure and thus yields the same minimum surface potential as that of a 50 nm device. The formalism of dielectric thickness obtained is shown to be structure and bias parameter dependent and the correct EOT can be estimated from the analysis. The new analysis acts as an aid in device fabrication, or in other words the threshold voltage of the device can be estimated prior to the fabrication of a given device structure using this formulation.
Conclusion
Two-dimensional analysis of gate stack sub-100 nm MOSFETs including quantization effects has been carried out. The work aims at solving the 2D Poisson equation with quantization effects incorporated as TPW approximation in space-charge density. The results obtained are found to be in good agreement with simulated results. The developed formulation proved the incorrectness of conventional equivalent oxide thickness formalism to predict EOT for the replacement of the conventional SiO 2 layer. In the work, various gate stack structures were examined. It has been shown that better gate controllability over the channel can be achieved from a structure with a double-layer gate stack having lowk dielectric spacers. And thus device (v) is found to be a better suited alternative for device (i), because of less error introduced in its characteristics. And further, device (v) with EOT estimated using the proposed analysis can serve as a good alternative to overcome device degradation occurring due to tunnelling transport phenomena.
